sse

sse

How to compile a project which requires SSE2 on MacBook with M1 chip?

How to make an operation similar to _mm_extract_epi8 with non-immediate input?

Pointer to result of AVX load (_mm256_load_si256)

Why do bitwise operation (and, or, xor) on floating-point data types exist in SSE/AVX [duplicate]

Get uint64_t out of __m128 intrinsic? [duplicate]

SIMD: Bit-pack signed integers

How to build and link to CGLM from Zig with or without SIMD intrinsics

SSE vector realign?

how to convert uint32 to uint8 using simd but not avx512?

Moving data between SSE and AVX512 registers?

SSE Shift Instruction zeroes the vector with _mm_set1_epi32() for the count vector?

Generate bitmask from 16 byte fields using SSE [duplicate]

SIMD (AVX): how to 'blend' floats via runtime-computed mask?

Check that at least 1 element is true in each of multiple vectors of compare results - horizontal OR then AND

SSE comparison returns vector of NANs

SSE: shuffle (permutevar) 4x32 integers

Check all bytes of a __m128i for a match of a single byte using SSE/AVX/AVX2

Substitute a byte with another one

Multiply bytes to produce 16-bits, without shifting

Character to bits with SIMD (and substrings)

Do all CPUs which support AVX2 also support SSE4.2 and AVX?

1-to-4 broadcast and 4-to-1 reduce in AVX-512

SSE/AVX: Choose from two __m256 float vectors based on per-element min and max absolute value

Shift right every DW in a __m128i by a different amount

What is the difference between loadu_ps and set_ps when using unformatted data?

Is there an SIMD instruction to achieve batch array memory index mapping?

SSE - Non-Existant haddsub intrinsic?

AVX2: How to move a single element from vector to vector

How to sum all 32-bit or 64-bit sub-registers in an SSE XMM, or AVX YMM, and ZMM register?

Do the Airmont cores on Knight's Landing Xeon Phi's support SIMD instructions?

How does _mm_mul_ps() add two __m128?

avx slower then sse multimedia extensions

any ways to convert unsigned char to short based on AVX512 cpu intrinics?

Shuffle 16 bit vectors SSE

Bitwise xor of two 256-bit integers

AVX instructions generated when -xSSE4.1 specified

SSE instruction to sum 32 bit integers to 64 bit

Can we use SSE intrinsics to write to a memory mapped PCI device memory

Memory access using _m128i address

Effective way to extract from SSE vector on AMD processors

What is the difference between non-packed and packed instruction in the context of SIMD-operations?

determinant calculation with SIMD

how to use SSE instruction in the x64 architecture in c++?

SIMD zero vector test

AVX equivalent for _mm_storeu_ps?

Altivec Programming Resource [closed]

implications of using _mm_shuffle_ps on integer vector

can't find materials about SSE2, Altivec, VMX on apple developer

Parallel programming using Haswell architecture [closed]

Calculating constants for CRC32 using PCLMULQDQ

extremely slow program from using AVX instructions

SIMD math libraries for SSE and AVX

How to set all elements in a __m256d to, say, the 3rd element of another __m256d?

How to sum __m256 horizontally?

False autovectorization in Intel C compiler (icc)

Efficient way to create a bit mask from multiple numbers possibly using SSE/SSE2/SSE3/SSE4 instructions

Logarithm with SSE, or switch to FPU?

XMM register values

What's the best way to load 2 unaligned 64-bit values into an sse register with SSSE3?

How do you get the ICC compiler to generate SSE instructions within an inner loop?

page:1 of 2 next page main page

Categories

google-cloud-run

spring-framework-beans

multi-agent-reinforcem...

augmented-reality

google-identity

google-play-integrity-api

azure-durable-functions

dynamic-memory-allocation

jfrog-container-registry

single-spa-angular

opensearch-dashboards

createremotethread

google-cloud-recommend...

git-merge-conflict

jspdf-autotable

angular-dynamic-compon...

avaudiopcmbuffer

silverlight-3.0

reactcsstransitiongroup

binomial-theorem

client-side-templating

session-hijacking

mission-critical

automated-deploy

Resources